

Hardware Unit Test Report

DC Power Sequence Test

Hardware version	FW version	Sample No.	eMMC Flash P/N
V125	BFX-UA300-userdebug 10 QT 19.524.24	S/N: TBD	DDR: 1. K4A8G165WC-BCTD 2. K4A4G165WF-BCTD eMMC: KLM8G1GETF-B041

1. Test Setup

Equipment:


1. BFX-UA300 DVT board V125.
2. AC POWER: APG-1005N: 220Vac @60Hz
3. AC Adapter: LA-A271KS 24V/4A 24V/5A
4. 4K TV: ENVISION P2271WHL
5. Power meter with accumulator: Yokogawa WT210
6. Current probe: TCPA300
7. NETGEAR R7000 1Gbps

Test Environment:


1. Test place: FXN CNSBG Building 1F office
2. Test DUT name: BFX-UA300 DVT V125 board
3. Test environment condition: temperature: 25 deg-C, humidity: 65
4. Test date: 2021/06/11
5. Test result: See section 3 for test results.
6. Test setup picture (block diagram and real test environment picture)

BFX-UA300 V125 DC Power sequence test


Block Diagram:



Test setup picture:



BFX-UA300 V125 DC Power sequence test



2. Test Condition

AC power: 220V@60Hz

DC power: 24V/4A

Plugged-out and plugged-in AC adaptor for main board and all sub board includes AMP board to initialize, then measure the power sequence.


3. Power on specification

As SOC A113X of AMP board, the sequence just follow as spec.

4.9 Recommended Power on sequence

Example power on sequence:

VDD_EE -> VDDIO_AO3.3V & VDDIO_AO18 -> VCC3.3V & VDDIO1.8V & AVDD1.8V -> VDDCPU & DDR_VDDQ



Note:

- 1) VDDIO_AO3.3V & VCC3.3V should ramp up > 0.5ms later than VDD_EE
- 2) All power sources should get stable within 20ms (except for DDR_VDDQ)
- 3) No sequence requirement between IOVREF_18 and VDD_EE
No sequence requirement between VDDCPU & DDR_VDDQ and other power source
- 4) IOVREF (VDDIO_AO18) should ramp up earlier or at the same time with VDDIO_AO3.3V & VCC3.3V, VDDIO_AO3.3V & VCC3.3V should never be 2.5V higher than IOVREF_18.
- 5) In some designs, VDDCPU & VDD_EE are merged to VCC_CORE, the power on sequence should be same as VDD_EE.
- 6) RESET_n should keep low for at least 40ms after power up (except DDR_VDDQ)

Please refer to reference schematics.

4. AC Power on Result and Picture

Test Item	Test Result (ms)	Figure	Spec. (ms)	Pass/Fail
PWR_24V vs VCC5V	6.42	Figure 1.	TBD	Pass
VCC5V vs VDD_EE	1.024	Figure 2.	TBD	Pass
VDD_EE vs VDDAO_3.3V	2.08	Figure 3.	≥ 0.5	Pass
VDD_EE vs VDDCPU	3.1	Figure 4.	≤ 20	Pass
VDD_EE vs VDDQ1.35V	3.712	Figure 5.	≤ 20	Pass
VDD_EE vs VDDIO_AO18	0.2376	Figure 6.	TBD*	Pass
VDDCPU vs Reset*	287	Figure 7.	≥ 40	Pass

Note:

*: Ask Amlogic SOC vendor, they said the VDDIO_AO18 is no timing limit. So the sequence is ok as currently setup.




Fig. 1: PWR_24V vs VCC5V




Fig. 2: VCC5V vs VDD_EE

BFX-UA300 V125 DC Power sequence test




Fig. 3: VDD_EE vs VDDAO_3.3V




Fig. 4: VDD_EE vs VDDCPU




Fig. 5: VDD_EE vs VDDQ1.35V




Fig. 6: VDD_EE vs VDDIO_A018

BFX-UA300 V125 DC Power sequence test




Fig. 7: VDDAQ_3.3V vs VDDIO_A018